Welcome, cuong_luu [Sign Out, My Account] Yahoo! My Yahoo! Mail Search Home Help Web Images Video Audio Directory Local News Shopping More » VAHOO! SEARCH mos diffusion source drain current shape Se Search Services <u>Answers</u> My Web Advanced Search Preferences

51 - 60 of about 1,240 for mos diffusion source drain current shape - 0.52 sec. (About this page

Yahoo! Answers - Can't find what you're looking for? Try Yahoo! Answers. answers.yahoo.com

Search Results

51. With contact to source or drain region of refractory material (e.g., polysilicon, tungsten, or silicide) - Patent ...

... to have a stripe-like shape and with a ... reductions in current density, in turn, reduce the source-to-drain turn on ... Efficient BOURGET diffusion sister some ext. MOS transistor and standard ... With_contact_to_source_or_drain_region... - 48k - Cached - More from this site - Save

- 52. Chapter 4 Modeling of the Enclosed Layout Transistor
 - ... Drain and Source diffusion. A. Figure 4.1: ELT shape. The transistor ... with, the drain current of standard devices with ... output porductance incar TVOS intersists caright lit of held attended and - 82k - View as html - More from this site - Save
- Experiment 4 MOS Device Characterization

Experiment 4 - MOS Device Characterization. W.T. Yeung and R.T. Howe. UC Berkeley EE 105. 1.0 Objective. In this experiment, you will find the device parameters for an n-channel MOSFET. ... as follows: (drain = PIN3 gate = PIN4 source = PIN 5 ... If the width of diffusion area is 46.5 m ... the MOS enters into the saturation region, the drain reutentshoulkeremein/ee105/Exp4.fm5.html - 25k - Cached - More from this site - Save

- 54. Microsoft Word Vol.3 Table of Contents (PDF)
 - ... Equation for Simulating **Diffusion** in Submicron Device Structures 24 ... Approach to Deriving the DC Drain-Current Relationships in ... Source/Deginedunctions to Suppress Runchthrough in html - More from this site - Save
- 55. <u>U.S. Patent: 6025620 Semiconductor device and method</u> of producing the same - February 15, 2000
 - ... current in the junction such as a field edge is large. Therefore, although there was a merit that resistances of the diffusion ... of SOUVER/draintegienminosaid/MOS 100000 1001 - 69k - Cached - More from this site - Save
- 56. Cours en ligne CMOS Design MOS Modeling

CMOS Design > MOS Modeling. MOS Model 3. The MOS model 3 is slightly more complicated than model 1. We show here some of the most important equations. ... Drain Diffusion. The lateral drain diffusion (LDD) vis a ... current is the standby current appearing betwassidrata and course feel data from semodel 3.html - 7k - Cached - More from this site - Save

lucy.mrs.org/meetings/spring99/abstractbook/AbstractBookR.html - 242k - Cached - More from this site - Save

58. Quiz answers

... the area including source diffusion, drain diffusion and poly gate ... pull-up stack whose shape factors are 3 * 1.2 * 10 ... a function of programming current more than any other parameter ... www-ee.eng.hawaii.edu/~msmith/ASICs/HTML/Quiz/qzans.htm - 18k - Cached - More from this site - Save

59. Lab 1. MOS Device Characterization

ECE-E432 Microelectronics II. Drexel University Electrical & Computer Engineering. Lab 1. - MOS Device Characterization. Written by W.T. Yeung and R.T. Howe for UC Berkeley course EE 105. Modified by K. ... as follows: drain = PIN 3, gate = PIN 4, source = PIN 5 ... Comment on the shape of the graph ... the MOS enters into the saturation region, the drain current should remain ... www.ece.drexel.edu/courses/ECE-E432/Lab1.MOS_Devices.html - 21k - Cached - More from this site - Save

60. United States Patent: 4,829,349

... the **drain current** in a MOSFET is due to thermionic emission from the **source** which ... the height and **shape** of the potential barrier ... of the effective **diffusion** velocity on the ... www.ee.sunysb.edu/~serge/pat08.html - 36k - Cached - More from this site - Save

Prev 1 2 3 4 5 6 7 8 9 10

mos diffusion source drain current shape

Next

Another great way to search. Try Yahoo! Answers

Copyright © 2006 Yahoo! Inc. All rights reserved. Privacy Policy - Terms of Service - Copyright/IP Policy - Submit Your Site

Sign in



Web images Groups News Froogle Maps more »

nmos current drive layout trench isolation shar

Search Advanced Search
Preferences

Web

Results 1 - 10 of about 14,400 for nmos current drive layout trench isolation shape. (0.09 seconds)

Phase change memory array - Patent 6862214

In order to increase a cell **drive current**, the phase change memory also ... of the phase change cells are separated by shallow **trench isolation** (STI). ... www.freepatentsonline.com/6862214.html - 44k - <u>Cached</u> - <u>Similar pages</u>

N-channel metal oxide semiconductor (NMOS) driver circuit and ... forming a shallow trench isolation (STI) and a gate on a substrate, ... 1A is a layout diagram of an NMOS driver circuit according to the present invention; ... www.freepatentsonline.com/6964892.html - 48k - Cached - Similar pages [More results from www.freepatentsonline.com]

[PDF] implant-beam incident angle

File Format: PDF/Adobe Acrobat

Shallow trench isolation (STI) enabled by chemical mechani- ... indicate a significant drive current and clock speed benefit. for high-speed MOS devices. ... www.vsea.com/news.nsf/files/in%20the%20news/
\$file/SST_Oct01_ImplBeamIncAngle.pdf - Similar pages

[PDF] 8B/10B encoding, 226 Aberrations, 79, 80, 81, 82, 86, 87 ACLV, 94 ... File Format: PDF/Adobe Acrobat - View as HTML Shallow trench isolation (STI), 135, 137–140,. 156–157. Shot noise, 141. Signal integrity analysis, 256 ... high-current NMOS-triggered SCR. (HINTSCR), 210 ... media wiley.com/product_data/excerpt/07/04714661/0471466107-2.pdf - Sirnilar pages

[PDF] POWER AND SIGNAL INTEGRITY IMPROVEMENT IN ULTRA HIGH-SPEED CURRENT ...

File Format: PDF/Adobe Acrobat - View as HTML

[5] H. Yamashina and H. Yamada, "An MOS current mode logic ... shaped CVD-SiO2 isolation structure and a BPSG-refilled. trench," International Electron ... bears.ece.ucsb.edu/cad/papers/iscas99ha.pdf - Similar pages

[PDF] <u>Single Event Effects in Static and Dynamic Registers in a 0.25 μ m ...</u> File Format: PDF/Adobe Acrobat - <u>View as HTML</u> retrograde wells and the use of Shallow **Trench Isolation** (STI). ... the **drive** capability of the **NMOS**. As a result, both the node ... www.cern.ch/RD49/RD49docs/SEU3108.pdf - <u>Similar pages</u>

[PDF] Chapter 3 The radiation tolerant layout approach
File Format: PDF/Adobe Acrobat - View as HTML
The most sensitive parts of an MOS transistor from the point of view of the ...
increase the node capacitance and the transistor current drive capability. ...
www.cern.ch/RD49/RD49Docs/anellif_Chapter3.pdf - Similar pages

tp abstracts inline

Other structural parameters such as thickness of trench sidewall oxide, ... The paper discussed NMOS predope enhanced off-state leakage current related to ... www.irps.org/03-41st/TP_abstracts.html - 88k - <u>Cached</u> - <u>Similar pages</u>

[PDF] Microsoft PowerPoint - lect_03_transistormodels
File Format: PDF/Adobe Acrobat - View as HTML
With trench isolation, V. th. falls as W falls due to prop. greater C ... Current into the drive gate's parasitic diodes and gate overlap (bad) ...
www.stanford.edu/class/ee371/lectures/lect_03_transistormodels.pdf - Similar pages

The evolution of IBM CMOS DRAM technology

A p-MOS DRAM array built in an n-well CMOS technology meets these ... As a result of the cell layout, the isolation trench etch, which is done next, ...

www.research.ibm.com/journal/rd/391/adler.html - 88k - <u>Cached</u> - <u>Similar pages</u>

Try your search again on Google Book Search

G000000000gle >
Result Page: 1 2 3 4 5 6 7 8 9 10 Next

nmos current drive layout trench isol Search

Search within results | Language Tools | Search Tips | Dissatisfied? Help us improve

Google Home - Advertising Programs - Business Solutions - About Google

©2006 Google



Subscribe (Full Service) Register (Limited Service, Free) Login

Search: © The ACM Digital Library C The Guide

+mos +current +drive +layout +trench +isolation

SEARCH



Feedback Report a problem Satisfaction survey

Published before March 2003
Terms used mos current drive layout trench isolation

Found 4 of 137,687

Relevance scale ...

Sort results by

Display

results

relevance
expanded form

Save results to a Binder

Search Tips

Open results in a new window

Try an <u>Advanced Search</u>
Try this search in <u>The ACM Guide</u>

Results 1 - 4 of 4

1 Noise considerations for mixed-signal RF IC transceivers

Sayfe Kiaei, David Allstot, Ken Hansen, Nishath K. Verghese January 1998 Wireless Networks, Volume 4 Issue 1

Publisher: Kluwer Academic Publishers

Full text available: pdf(629.05 KB) Additional Information: full citation, abstract, references, index terms

This paper discusses design trade-offs for mixed-signal radio frequency integrated circuit (RF IC) transceivers for wireless applications in terms of noise, signal power, receiver linearity, and gain. During air wave transmission, the signal is corrupted by channel noise, adjacent interfering users, image signals, and multi-path fading. Furthermore, the receiver corrupts the incoming signal due to RF circuit non-linearity (intermodulation), electronic device noise, and digital switching noi ...

² Interconnect scaling implications for CAD

Ron Ho, Ken Mai, Hema Kapadia, Mark Horowitz

November 1999 Proceedings of the 1999 IEEE/ACM international conference on Computer-aided design

Publisher: IEEE Press

Full text available: pdf(91.68 KB)

Additional Information: <u>full citation</u>, <u>abstract</u>, <u>references</u>, <u>citings</u>, <u>index</u> terms

Interconnect scaling to deep submicron processes presents many challenges to today's CAD flows. A recent analysis by Sylvester and Keutzer examined the behavior of average length wires under scaling, and controversially concluded that current CAD tools are adequate for future module-level designs. In our work, we show that average length wire scaling is sensitive to the technology assumptions, although the change in their behavior is small under all reasonable scaling assumptions. H ...

3 Technical reports

SIGACT News Staff
January 1980 ACM SIGACT News, Volume 12 Issue 1

Publisher: ACM Press

Full text available: pdf(5.28 MB) Additional Information: full citation

Preparing for the future



M. Plazzi, W. Carlson, R. Lucas, M. Schweppe, M. Yanilmaz

July 1989 ACM SIGGRAPH Computer Graphics , ACM SIGGRAPH 89 Panel Proceedings SIGGRAPH '89, Volume 23 Issue 5

Publisher: ACM Press

Full text available: pdf(8.64 MB) Additional Information: full citation, abstract, index terms

Welcome to Preparing for the Future, a panel on educational issues in computer graphics. The field of computer graphics education, as no other, combines the disciplines of science and art, and in this sense presents computer graphics instructors in both art and science with some unique problems not faced by their counterparts in other fields. As computer graphics courses become a standard addition in art and science curricula, the way in which we prepare students for this evolutionary field is ch ...

Results 1 - 4 of 4

The ACM Portal is published by the Association for Computing Machinery. Copyright @ 2006 ACM, Inc. Terms of Usage Privacy Policy Code of Ethics Contact Us

Useful downloads: Adobe Acrobat QuickTime Windows Media Player



Home | Login | Logout | Access Information | Alerts |

Welcome United States Patent and Trademark Office

☐ Search Results

BROWSE

SEARCH

IEEE XPLORE GUIDE

Results for "((mos <and> current <and> layout <and> trench<in>metadata)) <and> ..."
Your search matched 106 of 1382205 documents.

⊠e-mail

A maximum of 100 results are displayed, 25 to a page, sorted by Relevance in Descending order.

» Search OptionsView Session HistoryNew Search		Modify Search ((mos <and> current <and> layout <and> trench<in>metadata)) <and> (pyr >= 195) Check to search only within this results set</and></in></and></and></and>						
							Dis	olay Format:
					Key			
IEEE JNL	IEEE Journal or Magazine	€(vie	ew selected items Select All Deselect All View: 1-25 26-					
EE JNL	IEE Journal or Magazine		4. Davamatuia atudu of latabun immunitu of daan taasab isalatad bulk samu					
EEE CNF	IEEE Conference Proceeding	.	 Parametric study of latchup immunity of deep trench-isolated, bulk, non Bhattacharya, S.; Banerjee, S.K.; Lee, J.C.; Tasch, A.F., Jr.; Chatterjee, A.; Electron Devices, IEEE Transactions on 					
IEE CNF	IEE Conference Proceeding		Volume 39, Issue 4, April 1992 Page(s):921 - 931 Digital Object Identifier 10.1109/16.127484					
IEEE STD	IEEE Standard		AbstractPlus Full Text: PDF(924 KB) IEEE JNL Rights and Permissions					
		<u></u> .	2. A 4-Mbit DRAM with trench-transistor cell Shah, A.H.; Wang, C.; Womack, R.H.; Gallia, J.D.; Shichijo, H.; Davis, H.E.; Banerjee, S.K.; Pollack, G.P.; Richardson, W.F.; Bordelon, D.M.; Malhi, S.D.S. B.; Chatterjee, P.K.; Solid-State Circuits, IEEE Journal of Volume 21, Issue 5, Oct 1986 Page(s):618 - 626					
			AbstractPlus Full Text: PDF(1432 KB) IEEE JNL Rights and Permissions					
		г	3. A dual 4-bit 2-Gs/s full Nyquist analog-to-digital converter using a 70-ps technology with borosenic-poly process and coupling-base implant Garuts, V.E.; Yu, YC.S.; Traa, E.O.; Yamaguchi, T.; Solid-State Circuits, IEEE Journal of Volume 24, Issue 2, April 1989 Page(s):216 - 222 Digital Object Identifier 10.1109/4.18579					
			AbstractPlus Full Text: PDF(736 KB) IEEE JNL Rights and Permissions					
		Γ	4. Converting a bulk radiation-hardened BiCMOS technology into a dielect process DeLaus, M.; Emily, D.; Mappes, B.; Pease, R.; Nuclear Science, IEEE Transactions on Volume 40, Issue 6, Part 1-2, Dec 1993 Page(s):1774 - 1779 Digital Object Identifier 10.1109/23.273480					
			AbstractPlus Full Text: PDF(488 KB) IEEE JNL Rights and Permissions					

mu/m SiGe BiCMOS process

Characteristics of low-leakage deep-trench diode for ESD protection desi

Shiao-Shien Chen; Tung-Yang Chen; Tien-Hao Tang; Jin-Lian Su; Tzer-Min Sl

Г

Chen;

Electron Devices, IEEE Transactions on Volume 50, Issue 7, July 2003 Page(s):1683 - 1689

Digital Object Identifier 10.1109/TED.2003.814971

AbstractPlus | References | Full Text: PDF(603 KB) | IEEE JNL Rights and Permissions

6. A 16-Mbit DRAM with a relaxed sense-amplifier-pitch open-bit-line archite Γ. Inoue, M.; Yamada, T.; Kotani, H.; Yamauchi, H.; Fujiwara, A.; Matsushima, J.; Fukumoto, M.; Kubota, M.; Nakao, I.; Aoi, N.; Fuse, G.; Ogawa, S.; Odanaka, S.

Yamamoto, H.;

Solid-State Circuits, IEEE Journal of Volume 23, Issue 5, Oct. 1988 Page(s):1104 - 1112

Digital Object Identifier 10.1109/4.5931

AbstractPlus | Full Text: PDF(896 KB) IEEE JNL

Rights and Permissions

7. Half-V_{CC} sheath-plate capacitor DRAM cell with self-aligned buried plate Г

Kaga, T.; Kawamoto, Y.; Kure, T.; Nakagome, Y.; Aoki, M.; Sunami, H.; Makino Itoh, K.;

Electron Devices, IEEE Transactions on

Volume 35, Issue 8, Aug. 1988 Page(s):1257 - 1263

Digital Object Identifier 10.1109/16.2545

AbstractPlus | Full Text: PDF(684 KB) IEEE JNL

Rights and Permissions

8. A new soft-error-immune static memory cell having a vertical driver MOS Г buried source for the ground potential

Minami, M.; Wakui, Y.; Matsuki, H.; Nagano, T.;

Electron Devices, IEEE Transactions on

Volume 36, Issue 9, Part 2, Sept. 1989 Page(s):1657 - 1662

Digital Object Identifier 10.1109/16.34228

AbstractPlus | Full Text: PDF(552 KB) | IEEE JNL

Rights and Permissions

9. An experimental 16-Mbit CMOS DRAM chip with a 100-MHz serial read/wr Г

Watanabe, S.; Oowaki, Y.; Itoh, Y.; Sakui, K.; Numata, K.; Fuse, T.; Kobayashi Chiba, M.; Hara, T.; Ohta, M.; Horiguchi, F.; Hieda, K.; Mitayama, A.; Hamamo Masuoka, F.;

Solid-State Circuits, IEEE Journal of

Volume 24, Issue 3, Jun 1989 Page(s):763 - 770

Digital Object Identifier 10.1109/4.32038

AbstractPlus | Full Text: PDF(660 KB) IEEE JNL

Rights and Permissions

10. Smart-power devices seek wiser CAE tools

Williams, R.K.; Amberiadis, K.; Angst, D.;

Circuits and Devices Magazine, IEEE

Volume 7, Issue 4, July 1991 Page(s):20 - 25

Digital Object Identifier 10.1109/101.134567

AbstractPlus | Full Text: PDF(668 KB) IEEE JNL

Rights and Permissions

Γ. 11. Design of a fault-tolerant three-dimensional dynamic random-access mei chip error-correcting circuit

Mazumder, P.;

Computers, IEEE Transactions on

Volume 42, Issue 12, Dec. 1993 Page(s):1453 - 1468

Digital Object Identifier 10.1109/12.260635

AbstractPlus | Full Text: PDF(1200 KB) IEEE JNL Rights and Permissions

12. Comparison of ultralow specific on-resistance UMOSFET structures: the EXTFET, INVFET, and conventional UMOSFET's

Tsengyou Syau; Venkatraman, P.; Baliga, B.J.;

Electron Devices, IEEE Transactions on

Volume 41, Issue 5, May 1994 Page(s):800 - 808

Digital Object Identifier 10.1109/16.285034

AbstractPlus | Full Text: PDF(808 KB) IEEE JNL

Rights and Permissions

13. 40-mm² 3-V-only 50-MHz 64-Mb 2-b/cell CHE NOR flash memory

Campardo, G.; Micheloni, R.; Commodaro, S.; Yero, E.; Zammattio, M.; Mogne Picca, M.; Manstretta, A.; Scotti, M.; Motta, I.; Golla, C.; Pierin, A.; Bez, R.; Gre

A.; Visconti, A.; Khouri, O.; Torelli, G.; Solid-State Circuits, IEEE Journal of

Volume 35, Issue 11, Nov. 2000 Page(s):1655 - 1667

Digital Object Identifier 10.1109/4.881212

AbstractPlus | References | Full Text: PDF(280 KB) | IEEE JNL

Rights and Permissions

14. MOS varactors with n- and p-type gates and their influence on an LC-VCC

Maget, J.; Tiebout, M.; Kraus, R.;

Solid-State Circuits, IEEE Journal of

Volume 38, Issue 7, July 2003 Page(s):1139 - 1147

Digital Object Identifier 10.1109/JSSC.2003.813288

AbstractPlus | References | Full Text: PDF(733 KB) IEEE JNL

Rights and Permissions

15. Effects of uniaxial mechanical stress on drive current of 0.13 /spl mu/m N

Wang, Y.G.; Scott, D.B.; Wu, J.; Waller, J.L.; Hu, J.; Liu, K.; Ukraintsev, V.;

Electron Devices, IEEE Transactions on

Volume 50, Issue 2, Feb. 2003 Page(s):529 - 531

Digital Object Identifier 10.1109/TED.2002.808450

AbstractPlus | References | Full Text: PDF(355 KB) | IEEE JNL

Rights and Permissions

16. A scaleable model for STI mechanical stress effect on layout dependence electrical characteristics

Ke-Wei Su; Yi-Ming Sheu; Chung-Kai Lin; Sheng-Jier Yang; Wen-Jya Liang; X Shi Chiang; Jaw-Kang Her; Yu-Tai Chia; Diaz, C.H.; Chenming Hu;

Custom Integrated Circuits Conference, 2003. Proceedings of the IEEE 2003

21-24 Sept. 2003 Page(s):245 - 248

Digital Object Identifier 10.1109/CICC.2003.1249396

AbstractPlus | Full Text: PDF(353 KB) IEEE CNF

Rights and Permissions

17. Investigation of ESD devices in 0.18 /spl mu/m SiGe BiCMOS process

Shiao-Shien Chen; Tung-Yang Chen; Tien-Hao Tang; Tsun-Lai Hsu; Hua-Cho Chen; Chiu-Hsiang Chou;

Reliability Physics Symposium Proceedings, 2003. 41st Annual. 2003 IEEE Int

30 March-4 April 2003 Page(s):357 - 360 Digital Object Identifier 10.1109/RELPHY.2003.1197773

AbstractPlus | Full Text: PDF(371 KB) IEEE CNF

Rights and Permissions

Total dose induced hole trapping in trench oxides

Enlow, E.W.; Pease, R.L.; Combs, W.E.; Platteter, D.G.; Nuclear Science, IEEE Transactions on Volume 36, Issue 6, Part 1-2, Dec. 1989 Page(s):2415 - 2422 Digital Object Identifier 10.1109/23.45457

AbstractPlus | Full Text: PDF(644 KB) | IEEE JNL Rights and Permissions

19. A new full CMOS SRAM cell structure

Kudoh, O.; Ooka, H.; Sakai, I.; Saitoh, M.; Ozaki, J.; Kikuchi, M.; Electron Devices Meeting, 1984 International Volume 30, 1984 Page(s):67 - 70

<u>AbstractPlus</u> | Full Text: <u>PDF</u>(592 KB) **IEEE CNF** Rights and Permissions

20. A VLSI-suitable Schottky-barrier CMOS process

Swirhun, S.E.; Sangiorgi, E.; Weeks, A.J.; Swanson, R.M.; Saraswat, K.C.; Du <u>Electron Devices, IEEE Transactions on</u>
Volume 32, Issue 2, Feb 1985 Page(s):194 - 202

AbstractPlus | Full Text: PDF(960 KB) IEEE JNL Rights and Permissions

21. A substrate-plate trench-capacitor (SPT) memory cell for dynamic RAM's

Lu, N.C.; Cottrell, P.E.; Craig, W.J.; Dash, S.; Critchlow, D.L.; Mohler, R.L.; Ma Ning, T.H.; Noble, W.P.; Parent, R.M.; Scheuerlein, R.E.; Sprogis, E.J.; Terma Solid-State Circuits, IEEE Journal of

Volume 21, Issue 5, Oct 1986 Page(s):627 - 634

AbstractPlus | Full Text: PDF(1592 KB) IEEE JNL Rights and Permissions

22. A VLSI-Suitable Schottky-Barrier CMOS Process

Swirhun, S.E.; Sangiorgi, E.; Weeks, A.J.; Swanson, R.M.; Saraswat, K.C.; Du Solid-State Circuits, IEEE Journal of

Volume 20, Issue 1, Feb 1985 Page(s):114 - 122

AbstractPlus | Full Text: PDF(1520 KB) | IEEE JNL Rights and Permissions

23. Advanced cell structures for dynamic RAMs

Lu, N.C.C.;

Circuits and Devices Magazine, IEEE

Volume 5, Issue 1, Jan. 1989 Page(s):27 - 36 Digital Object Identifier 10.1109/101.17236

AbstractPlus | Full Text: PDF(872 KB) | IEEE JNL

Rights and Permissions

24. A 33-ns 64-Mb DRAM

Oowaki, Y.; Tsuchida, K.; Watanabe, Y.; Takashima, D.; Ohta, M.; Nakano, H. Nitayama, A.; Horiguchi, F.; Ohuchi, K.; Masuoka, F.;

Solid-State Circuits, IEEE Journal of

Volume 26, Issue 11, Nov. 1991 Page(s):1498 - 1505

Digital Object Identifier 10.1109/4.98964

AbstractPlus | Full Text: PDF(920 KB) | IEEE JNL

Rights and Permissions

25. The tacking CCD: a new CCD concept

Bakker, J.G.C.; Esser, L.J.M.; Peek, H.L.; Sweeney, C.J.; Kokshoorn, A.L.; Th Electron Devices, IEEE Transactions on Volume 38, Issue 5, May 1991 Page(s):1193 - 1200 Digital Object Identifier 10.1109/16.78397

AbstractPlus | Full Text: PDF(804 KB) IEEE JNL Rights and Permissions

View: 1-25 | 26-5

Help Contact Us Privacy &

© Copyright 2006 IEEE -

indexed by inspec